Raphael CoefficandGitHub
655965d7a6
* fix: prevent generic module de-init if protocol is NONE Fixes #1898 De-initialising the external module while SBUS trainer is used on external module RX leads to the following sequence: - `extmoduleStop()` is called, thus shutting down the timer DMA - on certain targets, the timer DMA stream is the same as the external module RX DMA stream - when this DMA stream is used by the SBUS trainer input, this leads to DMAFifo to return random bytes continuously - thus driving `processSbusInput()` into an endless loop, which is run in the mixer task - as the mixer task has the highest priority, it runs forever - after some time the watchdog timer expires, and causes a reboot * DMAFifo: check if the stream is enabled This provides some hardening to avoid the conditions described in previous commit.
84 lines
1.6 KiB
C++
84 lines
1.6 KiB
C++
/*
|
|
* Copyright (C) EdgeTX
|
|
*
|
|
* Based on code named
|
|
* opentx - https://github.com/opentx/opentx
|
|
* th9x - http://code.google.com/p/th9x
|
|
* er9x - http://code.google.com/p/er9x
|
|
* gruvin9x - http://code.google.com/p/gruvin9x
|
|
*
|
|
* License GPLv2: http://www.gnu.org/licenses/gpl-2.0.html
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _DMA_FIFO_H_
|
|
#define _DMA_FIFO_H_
|
|
|
|
#include "definitions.h"
|
|
|
|
template <int N>
|
|
class DMAFifo
|
|
{
|
|
public:
|
|
explicit DMAFifo(DMA_Stream_TypeDef * stream):
|
|
stream(stream),
|
|
ridx(0)
|
|
{
|
|
}
|
|
|
|
void clear()
|
|
{
|
|
ridx = N - stream->NDTR;
|
|
}
|
|
|
|
uint32_t size()
|
|
{
|
|
return N;
|
|
}
|
|
|
|
uint8_t last(int index)
|
|
{
|
|
return fifo[(2*N - stream->NDTR - index) & (N-1)];
|
|
}
|
|
|
|
bool isEmpty()
|
|
{
|
|
#if defined(SIMU)
|
|
return true;
|
|
#endif
|
|
return !(stream->CR & DMA_SxCR_EN) || (ridx == N - stream->NDTR);
|
|
}
|
|
|
|
bool pop(uint8_t & element)
|
|
{
|
|
if (isEmpty()) {
|
|
return false;
|
|
}
|
|
else {
|
|
element = fifo[ridx];
|
|
ridx = (ridx+1) & (N-1);
|
|
return true;
|
|
}
|
|
}
|
|
|
|
uint8_t * buffer()
|
|
{
|
|
return fifo;
|
|
}
|
|
|
|
protected:
|
|
uint8_t fifo[N];
|
|
DMA_Stream_TypeDef * stream;
|
|
volatile uint32_t ridx;
|
|
};
|
|
|
|
#endif // _DMA_FIFO_H_
|